# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Texas Instruments CY54FCT841T, CY74FCT841T 10-Bit Latches with 3-State Outputs Data Sheet

Summary

These high-speed 10-bit parallel latches are specialized components designed for reliable data handling on wide address and bus interfaces. Featuring 3-state outputs and low input/output capacitance, they ensure signal integrity even in demanding system architectures. The accompanying manual provides comprehensive details for electrical engineers, covering the full functionality, detailed pin descriptions (Latch Enable, Output Enable), operating modes, electrical specifications, and compatibility guidelines required for integrating dependable data latching into TTL-compatible digital circuits.

📄 Preview PAGE OF 10

Page 1 Text Content

CY54FCT841T, CY74FCT841T

10-BIT LATCHES WITH 3-STATE OUTPUTS

SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001

Function, Pinout, and Drive Compatible CY54FCT841T D PACKAGE CY74FCT841T P, Q, OR SO PACKAGE

With FCT, F, and AM29841 Logic

(TOP VIEW)

Reduced VOH (Typically = 3.3 V) Versions of Equivalent FCT Functions OE VCC

Edge-Rate Control Circuitry for D0 Y0 Significantly Improved Noise D1 Y1 Characteristics D2 Y2 D3 Y3

Ioff Supports Partial-Power-Down Mode

Operation

Matched Rise and Fall Times

ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

GND LE

Fully Compatible With TTL Input and Output Logic Levels High-Speed Parallel Latches Buffered Common Latch-Enable Input 3-State Outputs CY54FCT841T – 32-m A Output Sink Current – 12-m A Output Source Current CY74FCT841T – 64-m A Output Sink Current – 32-m A Output Source Current

description The ’FCT841T bus-interface latches are designed to eliminate additional packages required to buffer existing latches and provide additional data width for wider address/data paths or buses carrying parity. The ’FCT841T devices are buffered 10-bit-wide versions of the FCT373 function. The ’FCT841T devices’ high-performance interface is designed for high-capacitance-load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

PIN DESCRIPTION

NAME I/O DESCRIPTION

Latch data inputs Latch-enable input. The latches are transparent when LE is high.

Input data is latched on the high-to-low transition. 3-state latch outputs Output-enable control. When OE is low, the outputs are enabled.

When OE is high, the outputs are in the high-impedance (off) state.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Copyright  2001, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments On products compliant to MIL-PRF-38535, all parameters are tested standard warranty. Production processing does not necessarily include unless otherwise noted. On all other products, production testing of all parameters. processing does not necessarily include testing of all parameters.

1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Page Summary Contents For Texas Instruments CY54FCT841T, CY74FCT841T 10-Bit Latches with 3-State Outputs Data Sheet

Page 1 CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001 Function, Pinout, and Drive Compatible CY54FCT841T D PACKAGE CY74FCT841T P, Q, OR SO PACKA...
Page 2 CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001 ORDERING INFORMATION SPEED ORDERABLE TOP-SIDE TA PACKAGE† (ns) PART NUMBER MARKING QSOP – ...
Page 3 CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001 absolute maximum ratings over operating free-air temperature range (unless otherwise noted...
Page 4 CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001 electrical characteristics over recommended operating free-air temperature range (unless o...
Page 5 CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001 electrical characteristics over recommended operating free-air temperature range (unless o...
Page 6 CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001 switching characteristics over operating free-air temperature range (see Figure 1) FROM TO...
Page 7 CY54FCT841T, CY74FCT841T 10-BIT LATCHES WITH 3-STATE OUTPUTS SCCS035A – SEPTEMBER 1994 – REVISED OCTOBER 2001 PARAMETER MEASUREMENT INFORMATION 7 V S1 500 Ω Open From Output Test From Output GND TEST ...
Page 8 PACKAGE OPTION ADDENDUM www.ti.com 12-Jan-2006 PACKAGING INFORMATION Orderable Device Status Package Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Type Drawing Qty 5962-88575013A ACTIVE...
Page 9 PACKAGE OPTION ADDENDUM www.ti.com 12-Jan-2006 accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable step...
Page 10 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and servic...

Manual Details

Brand Texas Instruments
Pages 10
File Size 151.23 KB
Published June 22, 2026
6 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What determines if the latch is transparent?

The latches are transparent when LE (Latch-enable input) is high.

When does data get latched by the device?

Data is latched on the high-to-low transition of the LE (Latch-enable input).

How do I manually enable (output) the latch outputs?

Set OE (Output-enable control) to low for the outputs to be enabled.

Where can the CY54FCT841T provide sink and source current at its output?

The CY54FCT841T offers 32-mA output sink current and 12-mA output source current.