# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

MOTOROLA MCM64PD32 MCM64PD64 User Guide and Manual

Summary

Boost system performance significantly with these MCM64PD cache modules, designed as high-speed L2 secondary caches for Pentium microprocessors leveraging Intel's Triton II chipset. This detailed manual provides comprehensive technical data, including block diagrams, pin assignments, and functional specifications for both 256K and 512K versions. It is essential reading for hardware engineers and system designers integrating burstable SRAM into complex computer architectures requiring high-speed memory interfacing.

📄 Preview PAGE OF 16

Page 1 Text Content

Order this document

SEMICONDUCTOR TECHNICAL DATA by MCM64PD32/D

MCM64PD32

Advance Information

MCM64PD64

256K/512K Pipelined Burst RAM Secondary Cache Module 160–LEAD CARD EDGE

CASE TBD, TOP VIEW

for Pentium The MCM64PD32 (256K) and MCM64PD64 (512K) are designed to provide a burstable, high performance, L2 cache for the Pentium microprocessor in conjunction with Intel’s Triton II chip set. The MCM64PD32 is configured as 32K x 64 bits and the MCM64PD64 is configured as 64K x 64 bits. Both are packaged in a 160 pin card edge memory module. Each module uses Motorola’s 3.3 V 32K x 32 Burst RAMs and two Motorola 3.3 V 32K x 8 FSRAM for the tag RAM. Bursts can be initiated with either address status processor (ADSP) or cache address status (CADS). Subsequent burst addresses are generated internal to the Burst RAM by the cache burst advance (CADV) input pin. Write cycles are internally self timed and are initiated by the rising edge of the clock (CLK0) input. Eight write enables are provided for byte write control. PD0 – PD3 map into the Triton II chip set for auto–configuration of the cache control. Pentium–Style Burst Counter on Chip Pipelined Data Out 160 Pin Card Edge Module Address Pipeline Supported by ADSP Disabled with Ex All Cache Data and Tag I/Os are TTL Compatible Three State Outputs Byte Write Capability Fast Module Clock Rate: 66 MHz Fast SRAM Access Times:15 ns for Tag RAM

8 ns for Data RAMs

One–cycle Deselect Data RAMs Decoupling Capacitors for Each Fast Static RAM High Quality Multi–Layer FR4 PWB with Separate Power and Ground Planes Single 3.3 V +10%, – 5% Power Supply Burndy Connector, Part Number: CELP2X80SC3Z48 Intel COAST 3.0 Option III Compliant Burst Order Select (BOSEL) Option

Burst RAM is a trademark of Motorola. Pentium is a trademark of Intel Corp.

This document contains information on a new product. Motorola reserves the right to change or discontinue this product without notice.

MOTOROLA FAST SRAM  Motorola, Inc. 1996 MCM64PD32•MCM64PD64

Page Summary Contents For MOTOROLA MCM64PD32 MCM64PD64 User Guide and Manual

Page 1 Order this document SEMICONDUCTOR TECHNICAL DATA by MCM64PD32/D MCM64PD32 Advance Information MCM64PD64 256K/512K Pipelined Burst RAM Secondary Cache Module 160–LEAD CARD EDGE CASE TBD, TOP VIEW for ...
Page 2 MCM64PD32 BLOCK DIAGRAM TIO0 – TIO7 DQ0 – DQ7 TIO10 ECS2 ECS1 SA0 – SA14 SE1 CCS ADSP ADSP SE2 VDD CADS ADSC SE3 4.7 kΩ CADV VDD CLK0 LBO BOSEL CG SW ZZ CWE0 – CWE3 SBa – SBd DQ0 – DQ31 DQ0 – DQ31 SA0...
Page 3 MCM64PD64 BLOCK DIAGRAM TIO0 – TIO7 DQ0 – DQ7 TWE TIO9 A3 – A17 A0 – A12 TIO10 SA0 – SA14 SE1 SA0 – SA14 SE1 ADSP ADSP SE2 ADSP SE2 VDD CADS ADSC SE3 ADSC SE3 CADV ADV ADV CLK0 LBO LBO BWE SW ZZ SW ZZ...
Page 4 PIN ASSIGNMENT 160–LEAD CARD EDGE MODULE (DIMM) Pin Name Pin Name Pin Name Pin Name Pin Name VSS PD1 DQ22 NC DQ47 TIO0 PD3 DQ20 NC DQ45 TIO2 VSS DQ18 VSS DQ43 TIO6 CLK1 VDD3 RSVD VDD5 TIO4 VSS DQ16 A4...
Page 5 PIN DESCRIPTIONS 160–Lead Card Edge Pin Locations Symbol Type Description 20, 21, 22, 23, 24, 26, 28, 29, A3 – A18 Input Address Inputs: These inputs are registered into data RAMs and must 101, 102, 1...
Page 6 SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, and 3) CCS ADSP CADS CADV CWEx CLK0 Address Used Operation L–H N/A Deselected L–H External Address Read Cycle, Begin Burst L–H External Address Write Cycle, Be...
Page 7 DC OPERATING CONDITIONS AND CHARACTERISTICS (VDD = 3.3 V + 10%, – 5%, TJ = 20 to + 110°C, Unless Otherwise Noted) RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = 0 V) Parameter Symbol M...
Page 8 DATA RAMs AC OPERATING CONDITIONS AND CHARACTERISTICS (VDD = 3.3 V + 10%, – 5% TJ = 20 to + 110°C, Unless Otherwise Noted) Input Timing Measurement Reference Level 1.5 V. . . . . . . . . . . . . . . O...
Page 9 DATA RAMs READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3) MCM64PD32–66 Parameter Symbol Min Max Unit Notes Cycle Time t KHKH ns Clock Access Time t KHQV ns Output Enable to Output Valid t GLQV ns Cloc...
Page 10 PULL–UP VOLTAGE (V) I (m A) Min I (m A) Max TEST POINT DC DRIVE POINT AC DRIVE POINT NOTES: CURRENT (m A) 1. Driver impedance @ 1.65 V = 15.9 to 44.6 Ω. 2. Meets the temperature and voltage range spec...
Page 11 TA /W IT KH KL LK LK 0, LK (A ES S) AD SP BU ST AP AR X1 X2 AD SP , A LQ ES IG ED ES EL EC TE SI LE EA BU ST EA BU ST IT SI LE EA ot e: lo lo nd /o nd lo MOTOROLA FAST SRAM MCM64PD32•MCM64PD64
Page 12 TAG RAM AC OPERATING CONDITIONS AND CHARACTERISTICS (VDD = 3.3 V ± 0.3 V, TJ = 20 to + 110°C, Unless Otherwise Noted) Input Timing Measurement Reference Level 1.5 V. . . . . . . . . . . . . . . Output...
Page 13 TAG RAM WRITE CYCLE (See Notes 1 and 2) Parameter Symbol Min Max Unit Notes Write Cycle Time t AVAV ns Address Setup Time t AVWL ns Address Valid to End of Write t AVWH ns Data Valid to End of Write t...
Page 14 ORDERING INFORMATION (Order by Full Part Number) 64PD32 MCM 64PD64 XX XX Motorola Memory Prefix Speed (66 = 66 MHz) Part Number Package (SG = Gold Pad SIMM) Full Part Number — MCM64PD32SG66 MCM64PD64S...
Page 15 PACKAGE DIMENSIONS 160–LEAD CARD EDGE MODULE CASE TBD NOTE 4 COMPONENT AREA MIN .285 inches, MAX .305 inches NOTE 4 AC –X– VIEW AB AA NOTE 5 NOTE 6 FRONT VIEW SIDE VIEW YL0.004 (0.1) ST NOTES: 1. DIME...
Page 16 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any par...

Manual Details

Brand Motorola
Pages 16
File Size 184.00 KB
Published June 06, 2026
43 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What microprocessors and chip sets are compatible with this module?

It was designed for the Pentium microprocessor in conjunction with Intel’s Triton II chip set.

What is the speed of the data modules?

The fast module clock rate is 66 MHz, and Data RAM access times are specified at 8 ns.

Does this device support granular write control?

Yes, it includes byte write capability, utilizing eight provided write enables for precise control.

Are there safety restrictions regarding its use?

It must not be used in life-support systems or applications involving surgical implants due to risk of personal injury.