Texas Instruments TPS3123J12, TPS3123G15, TPS3123J18, TPS3124J12, TPS3124G15 TPS3124J18, TPS3125J12, TPS3125G15, TPS3125J18, TPS3125L30 User's Manual
Summary
The TPS312x family delivers essential ultra-low voltage supervisory circuits for protecting DSPs and microprocessors. This solution ensures stable system initialization and precise timing supervision by monitoring the supply voltage across various thresholds (e.g., 1.2V, 1.5V, 1.8V). The product manual details automatic power-on reset generation, programmable controls, watchdog timer functionalities, and support for both manual and delayed resets. Ideal for battery-powered devices, industrial equipment, complex programmable controls, notebooks, and automotive systems requiring reliable voltage monitoring.
Page 1 Text Content
查询TPS3123G15供应商 TPS3123J12, TPS3123G15, TPS3123J18, TPS3124J12, TPS3124G15
TPS3124J18, TPS3125J12, TPS3125G15, TPS3125J18, TPS3125L30 ULTRA-LOW VOLTAGE PROCESSOR SUPERVISORY CIRCUITS
SLVS227 – AUGUST 1999
features typical applications Minimum Supply Voltage of 0.75 V Applications Using Low Voltage DSPs,
Microcontrollers or Microprocessors
Supply Voltage Supervision Range: – 1.2 V, 1.5 V, 1.8 V (TPS3123, TPS3124, Wireless Communication Systems TPS3125)
Portable/Battery-Powered Equipment
– 3 V (TPS3125 Devices only)
Programmable Controls
Power-On Reset Generator With Fixed
Intelligent Instruments
Delay Time of 180 ms
Industrial Equipment
Manual Reset Input (TPS3123 and TPS3125)
Notebook/Desktop Computers
Watchdog Timer Retriggers the RESET
Automotive Systems
Output at VDD ≥ VIT Supply Current of 14 µA (Typ) SOT23–5 Package
DBV PACKAGE
Temperature Range –40°C to 85°C
(TOP VIEW)
RESET VDD
TPS3123
MR WDI
VDD MR
RESET VDD
CVDD DVDD
TPS3124
TPS3125J12
GND RESET
TMS320UVC5402 RESET WDI
WDI XF VDD
MR RESET
TPS3125
RESET RESET VDD
GND GND
TPS3823-25 GND MR
RESET
Figure 1. Typical Dual-Voltage DSP Application
description The TPS3123, TPS3124, TPS3125 family of ultra-low voltage processor supervisory circuits provides circuit initialization and timing supervision, primarily for DSP and processor-based systems. During power-on, RESET is asserted when the supply voltage (VDD) becomes higher than 0.75 V. Thereafter, the supply voltage supervisor monitors VDD and keeps RESET output active as long as VDD remains below the threshold voltage VIT. An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time, tdtyp = 180 ms starts after VDD has risen above the threshold voltage VIT.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1999, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Page Summary Contents For Texas Instruments TPS3123J12, TPS3123G15, TPS3123J18, TPS3124J12, TPS3124G15 TPS3124J18, TPS3125J12, TPS3125G15, TPS3125J18, TPS3125L30 User's Manual
Manual Details
| Brand | Texas Instruments |
|---|---|
| Pages | 13 |
| File Size | 229.50 KB |
| Published | June 01, 2026 |
Enter the captcha to get the download link:
Frequently Asked Questions
What is the main purpose of this supervisory circuit family?
It provides circuit initialization and timing supervision, primarily for DSP and processor-based systems.
How does the device handle power loss or drop?
When the supply voltage drops below the threshold voltage (V), the output becomes active (low) again.
What is the fixed internal delay time upon power-up?
The signal return to the inactive state (high) has a delay time of 180 ms, ensuring proper system reset time.
Do all devices require external components for functionality?
No IT external components are required; the threshold voltage is set by an internal voltage divider.