# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Texas Instruments SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE

Summary

The SN75LVDS88B is a TFT LCD panel timing controller with LVDS interface, integrating Flatlink signal interface technology for notebook and compact LCD applications. It accepts host data through 3 pairs of LVDS inputs (18-bits) and reformats image data into synchronous timing suitable for driving LCD panel column and row drivers. Features include 65 MHz phase-lock input, XGA resolution support, 4kV HBM ESD protection, and configurable pins for mainstream gate and source drivers. Designed for LCD panel manufacturers and portable display system integrators.

📄 Preview PAGE OF 12

Page 1 Text Content

查询SN75LVDS88B供应商 SN75LVDS88B

TFT LCD PANEL TIMING CONTROLLER

WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000

Flatlink Interface Utilizes Low Power Low Voltage CMOS 3.3 V Technology Differential Signalling(LVDS)

65 MHz Phase-Lock Input

Suitable for Notebook Application

100-pin TQFP Package for Compact LCD

XGA Resolution Module Six Bit System Interface Tolerates 4 k V HBM ESD for LVDS Pins and

2 k V HBM for Others

Support Mainstream Data and Gate Drivers

Improved Jitter Tolerance

Optional Configurable Pins

description The SN75LVDS88B (LVDS panel timing controller) integrates a Flatlink signal interface with a TFT LCD timing controller. It resides in the LCD panel and provides interface between the graphic controller and a TFT LCD panel. The SN75LVDS88B accepts host data through 3 pairs of inputs (18-bits) making up the LVDS bus, which is a low-EMI high-throughput interface. SN75LVDS88B then reformats the received image data into a specific data format and synchronous timing suitable for driving LCD panel column and row drivers. This device supports XGA resolution. The SN75LVDS88B is easily configured by several selection terminals and is equipped with default timing specifications to support mainstream gate and source drivers on the market.

block diagram

Data Alignment

Source Data Format

Flatlink SYNC

(18-bit)

Timing Signal

CTRL Generator Interface

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Flatlink is a trademark of Texas Instruments Incorporated.

Copyright  2000, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Page Summary Contents For Texas Instruments SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE

Page 1 查询SN75LVDS88B供应商 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 Flatlink Interface Utilizes Low Power Low Voltage CMOS 3.3 V Technology Differential Signallin...
Page 2 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 pin assignment TQFP PACKAGE (TOP VIEW) MODE2 IO VDD TP1 OPOL CPV VSS VSS OB0(OR0) IO LE STV VDD OE1 OB1(OR1) REV...
Page 3 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 Terminal Functions TERMINAL I/O DESCRIPTION NAME NO. A0M/A0P 81,82 Flatlink 1st data pair A1M/A1P 83, 84 Flatlin...
Page 4 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 options output control INTERNAL CONNECTION PIN NAME PIN NO DESCRIPTION . REQUIRED SUGGESTED MODE1 Pullup Default...
Page 5 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 recommended operating conditions MIN NOM MAX UNIT Supply voltage, VCC 3.3 3.6 High-level input voltage, VIH SHTD...
Page 6 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 switching characteristics PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tdr1 Input clock rising to output clock ris...
Page 7 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 PARAMETER MEASUREMENT INFORMATION reference timing diagrams horizonal timing E/OSP O/ERGB vertical timing Figure...
Page 8 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 PARAMETER MEASUREMENT INFORMATION functional description Flatlink The core of the Flatlink is TIs original 86A L...
Page 9 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 PARAMETER MEASUREMENT INFORMATION functional description (continued) vertical/horizontal reference generator Thi...
Page 10 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 APPLICATION INFORMATION SN75LVDS88B ERGB ORGB REV_E/O CLK SP CD1 CD2 CD3 CD4 Figure 4. Application Block Diagram...
Page 11 SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407 – FEBRUARY 2000 MECHANICAL DATA PFD (S-PQFP-G100) Power PAD PLASTIC QUAD FLATPACK (DIE DOWN) Thermal Pad (see Note D) 0,13 NOM ...
Page 12 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain...

Manual Details

Brand Texas Instruments
Pages 12
File Size 149.26 KB
Published June 16, 2026
5 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What is the SN75LVDS88B?

It is a TFT LCD panel timing controller with an LVDS interface, designed for notebook applications.

What resolution does it support?

It supports XGA (Extended Graphics Array) resolution.

What package does it come in?

It uses a 100-pin TQFP package.

What is its operating voltage?

It uses Low Voltage CMOS 3.3 V technology.

How many LVDS input pairs does it have?

It accepts host data through 3 LVDS input pairs (18-bits total).