# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

National Semiconductor DS90CF563 DS90CF564 LVDS 18-Bit Color Flat Panel Display (FPD) Link — 65 MHz

Summary

This high-speed LVDS chipset pair provides an advanced interface solution for demanding flat panel display (FPD) applications. The transmitter and receiver are designed to convert high-bandwidth CMOS/TTL data into low Signal Electromagnetic Interference (low EMI), ultra-reliable LVDS signals up to 65 MHz, supporting speeds up to 171 Mbytes/s while significantly reducing cable size. This comprehensive manual details the electrical characteristics, operational parameters, and connectivity for integrating a robust display link across various graphics standards, making it essential for system engineers developing advanced LCD panel controllers.

📄 Preview PAGE OF 12

Page 1 Text Content

查询DS90CF563供应商

90C F563/D 90C F564 LV 18-B it olor Flat anel D isplay (FP Link

DS90CF563/DS90CF564 LVDS 18-Bit Color Flat Panel Display (FPD) Link— MHz General Description Features

The DS90CF563 transmitter converts bits of CMOS/TTL to MHz shift clk support

data into three LVDS (Low Voltage Differential Signaling) Up to Mbytes/s bandwidth data streams. phase-locked transmit clock is transmitted in Cable size is reduced to save cost parallel with the data streams over fourth LVDS link. Every m V swing LVDS devices for low EMI cycle of the transmit clock bits of input data are sampled

Low power CMOS design m W typ)

and transmitted. The DS90CF564 receiver converts the

Power-down mode saves power 0.25 m W)

LVDS data streams into bits of CMOS/TTL data. At

PLL requires no external components

transmit clock frequency of MHz, bits of RGB data

Low profile 48-lead TSSOP package

and bits of LCD timing and control data (FPLINE,

FPFRAME, DRDY) are transmitted at rate of Mbps per Falling edge data strobe LVDS data channel. Using MHz clock, the data through- Compatible with TIA/EIA-644 LVDS standard

put is Mbytes per second. These devices are offered Single pixel per clock XGA (1024 768) with falling edge data strobes for convenient interface with Supports VGA, SVGA, XGA and higher variety of graphics and LCD panel controllers.

1.3 Gbps throughput

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Block Diagrams

DS90CF563 DS90CF564

DS012615-2 DS012615-1

Order Number DS90CF563MTD Order Number DS90CF564MTD See NS Package Number MTD48 See NS Package Number MTD48

TRI-STATE® is registered trademark of National Semiconductor Corporation.

National Semiconductor Corporation DS012615 www.national.com

Page Summary Contents For National Semiconductor DS90CF563 DS90CF564 LVDS 18-Bit Color Flat Panel Display (FPD) Link — 65 MHz

Page 1 查询DS90CF563供应商 90C F563/D 90C F564 LV 18-B it olor Flat anel D isplay (FP Link DS90CF563/DS90CF564 LVDS 18-Bit Color Flat Panel Display (FPD) Link— MHz General Description Features The DS90CF563 trans...
Page 2 Block Diagrams (Continued) DS012615-3 www.national.com
Page 3 Absolute Maximum Ratings (Note 1) DS90CF563 1.98W If Military/Aerospace specified devices are required, DS90CF564 1.89W please contact the National Semiconductor Sales Office/ Package Derating: Distri...
Page 4 Electrical Characteristics (Continued) Over recommended operating supply and temperature ranges unless otherwise specified Symbol Parameter Conditions Min Typ Max Units TRANSMITTER SUPPLY CURRENT ICCT...
Page 5 Receiver Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Min Typ Max Units CLHT CMOS/TTL Low-to-High Transition Time (Fi...
Page 6 AC Timing Diagrams (Continued) DS012615-5 FIGURE 2. “16 Grayscale” Test Pattern Note 7: The worst case test pattern produces maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O. Note 8: Th...
Page 7 AC Timing Diagrams (Continued) DS012615-9 Note: Measurements at Vdiff 0V Note: TCSS measured between earliest and latest LVDS edges. Note: Tx CLK Differential High→Low Edge FIGURE 6. DS90CF563 (Transm...
Page 8 AC Timing Diagrams (Continued) DS012615-13 FIGURE 10. DS90CF564 (Receiver) Clock In to Clock Out Delay DS012615-14 FIGURE 11. DS90CF563 (Transmitter) Phase Lock Loop Set Time DS012615-15 FIGURE 12. DS...
Page 9 AC Timing Diagrams (Continued) DS012615-16 FIGURE 13. Transmitter LVDS Output Pulse Position Measurement DS012615-17 SW Setup and Hold Time (Internal Data Sampling Window) TCCS Transmitter Output Skew...
Page 10 AC Timing Diagrams (Continued) DS012615-19 FIGURE 16. Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CF563) DS012615-20 FIGURE 17. Receiver Powerdown Delay DS012615-21 FIGURE 18. Transmitter Pow...
Page 11 DS90CF563 Pin Descriptions— FPD Link Transmitter (Continued) Pin Name I/O No. Description PLL GND Ground pins for PLL LVDS VCC Power supply pin for LVDS outputs LVDS GND Ground pins for LVDS outputs D...
Page 12 F5 /D F5 LV -B it ol or Fl at an el is pl ay (F Li nk Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Molded Thin Shrink Small Outline Package, JEDEC NS Package Number MTD48 LI...

Manual Details

Brand National
Pages 12
File Size 290.54 KB
Published June 05, 2026
41 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What types of graphics panels are compatible with this link?

It supports VGA, SVGA, XGA, and higher varieties of graphics and LCD panel controllers.

What is the maximum data throughput or bandwidth supported?

The device can handle up to 171 Mbytes/s bandwidth data streams, achieving a 1.3 Gbps throughput.

How does this chipset address issues with wide TTL interfaces?

It offers an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

What is the power consumption in standby mode?

The device includes a low power down-mode that saves power of less than 0.25 mW.