AMD Am27C256 256 Kilobit (32 K x 8-Bit) CMOS EPROM User's Manual
Summary
Secure reliable data storage with the AM27C256 CMOS EPROM. This high-performance 256-Kbit nonvolatile memory chip offers fast access times and low power consumption, making it ideal for embedding into sophisticated electronic systems. The comprehensive manual serves as a technical resource for engineers and designers, providing detailed specifications, speed grading selection guides (from 45 ns to 250 ns), complete pin-out diagrams (DIP and PLCC packages), and precise ordering information needed for seamless integration of this versatile memory solution.
Page 1 Text Content
查询AM27C256-150JC供应商
FINAL
Am27C256 256 Kilobit (32 K x 8-Bit) CMOS EPROM
DISTINCTIVE CHARACTERISTICS Fast access time Latch-up protected to 100 m A from –1 V to
VCC + 1 V
Speed options as fast as 45 ns
High noise immunity
Low power consumption
Versatile features for simple interfacing
20 µA typical CMOS standby current
Both CMOS and TTL input/output compatibility
JEDEC-approved pinout
Two line control functions
Single +5 V power supply
Standard 28-pin DIP, PDIP, and 32-pin PLCC
±10% power supply tolerance standard
packages
100% Flashrite™ programming Typical programming time of 4 seconds
GENERAL DESCRIPTION The Am27C256 is a 256-Kbit, ultraviolet erasable pro- thus eliminating bus contention in a multiple bus micro- grammable read-only memory. It is organized as 32K processor system. words by 8 bits per word, operates from a single +5 V
AMD’s CMOS process technology provides high
supply, has a static standby mode, and features fast
speed, low power, and high noise immunity. Typical
single address location programming. Products are
power consumption is only 80 m W in active mode, and
available in windowed ceramic DIP packages, as well
100 µW in standby mode.
as plastic one time programmable (OTP) PDIP and PLCC packages. All signals are TTL levels, including programming sig-
nals. Bit locations may be programmed singly, in
Data can be typically accessed in less than 55 ns, al-
blocks, or at random. The device supports AMD’s
lowing high-performance microprocessors to operate
Flashrite programming algorithm (100 µs pulses), re-
without any WAIT states. The device offers separate
sulting in a typical programming time of 4 seconds.
Output Enable (OE#) and Chip Enable (CE#) controls,
BLOCK DIAGRAM
VCC Data Outputs
DQ0–DQ7
VSS VPP
Output Enable
Chip Enable
Output
CE# Buffers
Prog Logic
Decoder Gating
A0–A14 Address
Inputs 262,144 Bit Cell
Decoder
Matrix
Publication# 08007 Rev: I Amendment/0 Issue Date: May 1998
Page Summary Contents For AMD Am27C256 256 Kilobit (32 K x 8-Bit) CMOS EPROM User's Manual
Manual Details
| Brand | AMD |
|---|---|
| Pages | 12 |
| File Size | 85.29 KB |
| Published | May 14, 2026 |
Enter the captcha to get the download link:
Frequently Asked Questions
What operating voltage range is required for the am27c256?
It operates from a single +5 V power supply.
How fast can the device typically access data?
Data can be typically accessed in less than 55 ns, and programming takes 4 seconds.
What packages are available for this EPROM chip?
It is available in standard 28-pin DIP, PDIP, and 32-pin PLCC packages.
Is the device protected against electrical issues?
Yes, it features latch-up protection up to 100 mA from –1 V to V + 1 V CC.