Texas Instruments SN74AUC2G02 Dual 2-Input Positive-NOR Gate Data Sheet User Manual

查询SN74AUC2G02供应商

SN74AUC2G02

DUAL 2-INPUT POSITIVE-NOR GATE

www.ti.com

SCES441A–MAY 2003–REVISED MARCH

FEATURES

DCT OR DCU PACKAGE

Available in the Texas Instruments (TOP VIEW)

Nano Star™ and Nano Free™ Packages

1A VCC

Optimized for 1.8-V Operation and Is 3.6-V I/O

Tolerant to Support Mixed-Mode Signal

Operation

GND 2A

Ioff Supports Partial-Power-Down Mode

Operation

Sub-1-V Operable YEP OR YZP PACKAGE

(BOTTOM VIEW)

Max tpd of 1.8 ns at 1.8

Low Power Consumption, µA at 1.8 GND 2A

±8-m A Output Drive at 1.8 2Y 2B

Latch-Up Performance Exceeds m A Per

1A VCC

JESD 78, Class II

ESD Protection Exceeds JESD

2000-V Human-Body Model (A114-A)

200-V Machine Model (A115-A)

1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This dual 2-input positive-NOR gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to

1.95-V VCC operation.

The SN74AUC2G02 performs the Boolean function or in positive logic.

Nano Star™ and Nano Free™ package technology is major breakthrough in IC packaging concepts, using the

die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING

Nano Star™ WCSP (DSBGA)

Tape and reel SN74AUC2G02YEPR0.23-mm

Large Bump YEP

Nano Free™ WCSP (DSBGA)

Tape and reel SN74AUC2G02YZPR–40°C

to 85°C

0.23-mm Large Bump YZP (Pb-free)

SSOP DCT Tape and reel SN74AUC2G02DCTR U02_

VSSOP DCU Tape and reel SN74AUC2G02DCUR U02_

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/sc/package.

(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.

DCU: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following

character to designate the assembly/test site.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Nano Star, Nano Free are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Copyright 2003–2005, Texas Instruments Incorporated

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.