# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Texas Instruments SN54HC164, SN74HC164 8-Bit Parallel-Out Serial Shift Registers Data Manual

Summary

The SN54HC164/SN74HC164 series are highly stable 8-bit shift registers designed for signal processing applications. These integrated circuits facilitate the conversion of data from a serial to a parallel format, featuring advanced controls like AND-gated inputs and an asynchronous clear function. This manual provides comprehensive technical specifications, including detailed functionality tables, operational guidelines across various packages (D, J, N, W), voltage ranges, and temperature ratings. It is essential documentation for electronics engineers and hardware designers who require reliable components for data transmission and storage systems.

📄 Preview PAGE OF 7

Page 1 Text Content

SN54HC164, SN74HC164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS115B – DECEMBER 1982 – REVISED MAY 1997

AND-Gated (Enable/Disable) Serial Inputs SN54HC164 J OR W PACKAGE SN74HC164 D OR N PACKAGE

Fully Buffered Clock and Serial Inputs

(TOP VIEW)

Direct Clear Package Options Include Plastic VCC Small-Outline (D) and Ceramic Flat (W) QH Packages, Ceramic Chip Carriers (FK), and QA QG Standard Plastic (N) and Ceramic (J) QB QF 300-mil DIPs QC QE

QD CLR

description

GND CLK

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR)

SN54HC164 FK PACKAGE

input. The gated serial (A and B) inputs permit (TOP VIEW) complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the

QA QG

other input, which then determines the state of the

NC NC

first flip-flop. Data at the serial inputs can be

QB QF

changed while CLK is high or low, provided the

NC NC

minimum setup time requirements are met.

QC QE

Clocking occurs on the low-to-high-level transition of CLK. The SN54HC164 is characterized for operation over the full military temperature range of –55°C

NC – No internal connection

to 125°C. The SN74HC164 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE INPUTS OUTPUTS

CLR CLK QA QB QH

QA0 QB0 QH0 QAn QGn QAn QGn QAn QGn

QA0, QB0, QH0 = the level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established QAn, QGn = the level of QA or QG before the most recent ↑ transition of CLK: indicates a 1-bit shift

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Copyright  1997, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Page Summary Contents For Texas Instruments SN54HC164, SN74HC164 8-Bit Parallel-Out Serial Shift Registers Data Manual

Page 1 SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS SCLS115B – DECEMBER 1982 – REVISED MAY 1997 AND-Gated (Enable/Disable) Serial Inputs SN54HC164 J OR W PACKAGE SN74HC164 D OR N PACKAGE Fu...
Page 2 SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS SCLS115B – DECEMBER 1982 – REVISED MAY 1997 logic symbol† CLR CLK C1/ 1D QA QB QC QD QE QF QG QH This symbol is in accordance with ANSI/I...
Page 3 SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS SCLS115B – DECEMBER 1982 – REVISED MAY 1997 tp ts er ia l I ts typical clear, shift, and clear sequence Clear Clear absolute maximum rati...
Page 4 SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS SCLS115B – DECEMBER 1982 – REVISED MAY 1997 recommended operating conditions SN54HC164 SN74HC164 MIN NOM MAX MIN NOM MAX VCC Supply volta...
Page 5 SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS SCLS115B – DECEMBER 1982 – REVISED MAY 1997 timing requirements over recommended operating free-air temperature range (unless otherwise n...
Page 6 SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS SCLS115B – DECEMBER 1982 – REVISED MAY 1997 PARAMETER MEASUREMENT INFORMATION High-Level Pulse From Output Test 0 V Under Test Point CL =...
Page 7 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain...

Manual Details

Brand Texas Instruments
Pages 7
File Size 109.25 KB
Published July 10, 2026
1 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What is the function of the AND-gated serial inputs (A and B)?

These inputs allow for complete control over incoming data; a low signal at either input inhibits new data entry.

Which temperature range does the SN54HC164 operate in?

The SN54HC164 operates over the full military temperature range of –55°C to 125°C.

How is clocking generated for this shift register?

Clocking occurs specifically on the low-to-high-level transition (rising edge) of the CLK signal.

Are there size limits when changing serial data?

Data at the serial inputs can be changed, provided the minimum setup time requirements are met.