Texas Instruments SN54AHC138, SN74AHC138 Data Handbook
Summary
This advanced 3-line to 8-line decoder and demultiplexer is engineered for high-performance digital systems, specializing in crucial data routing within memory decoding and fast data transmission applications. This manual provides comprehensive technical specifications—including operating ranges, logic diagrams, and optimal packaging options—allowing system designers to implement reliable, low-latency data selection. It is essential for hardware engineers building complex circuits that require minimal delay and robust support for cascading inputs.
Page 1 Text Content
SN54AHC138, SN74AHC138
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SCLS258L – DECEMBER 1995 – REVISED JULY 2003
Operating Range 2-V to 5.5-V VCC Latch-Up Performance Exceeds 250 m A Per
JESD 17
Designed Specifically for High-Speed Memory Decoders and Data-Transmission ESD Protection Exceeds JESD 22 Systems – 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
Incorporate Three Enable Inputs to Simplify
– 1000-V Charged-Device Model (C101)
Cascading and/or Data Reception SN54AHC138 J OR W PACKAGE SN74AHC138 RGY PACKAGE
SN54AHC138 FK PACKAGE
SN74AHC138 D, DB, DGV, N, NS, (TOP VIEW)
(TOP VIEW)
OR PW PACKAGE (TOP VIEW)
Y0 Y0 Y1 Y1 Y1 G2A Y2 G2A Y2 G2A Y2 NC NC G2B Y3 G2B Y3 G2B Y3
GND Y6
NC – No internal connection
description/ordering information The ’AHC138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
ORDERING INFORMATION
ORDERABLE TOP-SIDE
TA PACKAGE†
PART NUMBER MARKING
QFN – RGY Tape and reel SN74AHC138RGYR HA138 PDIP – N Tube SN74AHC138N SN74AHC138N
Tube SN74AHC138D
SOIC AHC138
Tape and reel SN74AHC138DR
–40°C to 85°C SOP – NS Tape and reel SN74AHC138NSR AHC138
SSOP – DB Tape and reel SN74AHC138DBR HA138
Tube SN74AHC138PW
TSSOP PW HA138 –
Tape and reel SN74AHC138PWR
TVSOP – DGV Tape and reel SN74AHC138DGVR HA138 CDIP – J Tube SNJ54AHC138J SNJ54AHC138J
–55°C to 125°C CFP – W Tube SNJ54AHC138W SNJ54AHC138W
LCCC – FK Tube SNJ54AHC138FK SNJ54AHC138FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments On products compliant to MIL-PRF-38535, all parameters are tested standard warranty. Production processing does not necessarily include unless otherwise noted. On all other products, production testing of all parameters. processing does not necessarily include testing of all parameters.
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Page Summary Contents For Texas Instruments SN54AHC138, SN74AHC138 Data Handbook
Manual Details
| Brand | Texas Instruments |
|---|---|
| Pages | 21 |
| File Size | 682.55 KB |
| Published | June 17, 2026 |
Enter the captcha to get the download link:
Frequently Asked Questions
What is the operating voltage range for this decoder?
The device operates in a range of 2-V to 5.5-V.
How effective are these decoders for high-speed memory systems?
They significantly minimize system decoding effects, ensuring the effective system delay is negligible when used with fast enable circuits.
Does this chip require external logic components for expansion?
No; two active-low and one active-high enable inputs reduce the need for external inverters or gates when cascading or expanding.
What levels of protection do these decoders offer against electrical discharge?
ESD protection exceeds JESD 22 standards, covering both Human-Body Model (2000-V) and Machine Model (A115-A).