# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

AD7720 Analog Devices Data Handbook & Specifications Manual

Summary

This high-performance 7th order sigma-delta modulator converts continuous analog signals into a high-speed, single-bit digital stream with excellent dynamic range and accuracy. Operating from a +5V supply, it accepts differential inputs and eliminates the need for external sample and hold circuitry. This manual provides comprehensive specifications for system integration, covering detailed static performance metrics, challenging dynamic measurements (like SNR and THD), and crucial guidelines on proper grounding, layout, and power decoupling for optimal high-resolution signal conversion in professional digital systems.

📄 Preview PAGE OF 16

Page 1 Text Content

CMOS Sigma-Delta Modulator

AD7720

FUNCTIONAL BLOCK DIAGRAMFEATURES

12.5 MHz Master Clock Frequency

AVDD AGND DVDD DGND REF1

0 V to +2.5 V or 61.25 V Input Range Single Bit Output Stream 90 d B Dynamic Range

AD7720

Power Supplies: AVDD, DVDD: +5 V 6 5% REF2

REFERENCE

On-Chip 2.5 V Voltage Reference

28-Lead TSSOP VIN(+) DATA

SIGMA-DELTA MODULATOR

VIN(–) SCLK

MZERO

CLOCK XTAL1/MCLK

GC CIRCUITRY

XTAL2

BIP CONTROL LOGIC

RESETO

STBY RESET

GENERAL DESCRIPTION This device is a 7th order sigma-delta modulator that converts the analog input signal into a high speed 1-bit data stream. The part operates from a +5 V supply and accepts a differential input range of 0 V to +2.5 V or ±1.25 V centered about a common- mode bias. The analog input is continuously sampled by the analog modulator, eliminating the need for external sample and

hold circuitry. The input information is contained in the output www.BDTIC.com/ADI stream as a density of ones. The original information can be reconstructed with an appropriate digital filter. The part provides an accurate on-chip 2.5 V reference. A refer- ence input/output function is provided to allow either the inter- nal reference or an external system reference to be used as the reference source for the part. The device is offered in a 28-lead TSSOP package and designed to operate from –40°C to +85°C.

REV. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. which may result from its use. No license is granted by implication or Tel: 781/329-4700 World Wide Web Site: http://www.analog.com

otherwise under any patent or patent rights of Analog Devices. Fax: 781/326-8703 © Analog Devices, Inc., 1997

Page Summary Contents For AD7720 Analog Devices Data Handbook & Specifications Manual

Page 1 CMOS Sigma-Delta Modulator AD7720 FUNCTIONAL BLOCK DIAGRAMFEATURES 12.5 MHz Master Clock Frequency AVDD AGND DVDD DGND REF1 0 V to +2.5 V or 61.25 V Input Range Single Bit Output Stream 90 d B Dynamic...
Page 2 (AVDD = +5 V 6 5%; DVDD = +5 V 6 5%; AGND = DGND = 0 V, f MCLK = 12.5 MHz, AD7720–SPECIFICATIONS1 REF2 +2.5 V; TA = TMIN to TMIN, unless otherwise noted) Parameter B Version Units Test Conditions/Comm...
Page 3 AD7720 Parameter B Version Units Test Conditions/Comments LOGIC INPUTS VIH, Input High Voltage V min VIL, Input Low Voltage 0.8 V max IINH, Input Current µA max CIN, Input Capacitance p F max LOGIC OU...
Page 4 AD7720 TIMING CHARACTERISTICS (AVDD = +5 V 6 5%; DVDD = +5 V 6 5%; AGND = DGND = 0 V, REF2 +2.5 V unless otherwise noted) Limit at TMIN, TMAX Parameter (B Version) Units Conditions/Comments f MCLK k H...
Page 5 AD7720 ABSOLUTE MAXIMUM RATINGS1 PIN CONFIGURATION (TA = +25°C unless otherwise noted) DVDD to DGND . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V REF2 AVDD AVDD to AGND . . . . . . . . . ...
Page 6 AD7720 PIN FUNCTION DESCRIPTIONS Pin No. Mnemonic Function REF2 Reference Input/Output. REF2 connects to the output of an internal buffer amplifier used to drive the sigma-delta modulator. When REF2 i...
Page 7 AD7720 TERMINOLOGY (IDEAL FIR FILTER USED WITH AD7720 fundamental. Noise plus distortion is the rms sum of all of the [FIGURE 1]) nonfundamental signals and harmonics to half the output word Integral ...
Page 8 AD7720–Typical Characteristics (AVDD = DVDD = 5.0 V, TA = +258C; CLKIN = 12.5 MHz, AIN = 20 k Hz, Bipolar Mode; VIN(+) = 0 V to 2.5 V, VIN(–) = 1.25 V unless otherwise noted) AIN = 1/5 · BW INPUT LEVE...
Page 9 AD7720 Figure 14. Integral Nonlinearity Error 6.25 393.295 k Hz FREQUENCY – MHz FREQUENCY – k Hz Figure 15. Modulator Output (0 Hz to MCLK/2) Figure 18. Modulator Output (0 to 393.295 k Hz) www.BDTIC....
Page 10 AD7720 CIRCUIT DESCRIPTION Sigma-Delta ADC VIN(+) 2p F The AD7720 ADC employs a sigma-delta conversion technique that converts the analog input into a digital pulse train. The analog input is continuo...
Page 11 AD7720 The AD7720 can operate with its internal reference or an external reference can be applied in two ways. An external reference can 100V 2.7n F be connected to REF1, overdriving the internal refe...
Page 12 AD7720 12p F 1k V 1k V AIN = XTAL MCLK 61.25V VIN(+) OP275 VIN(–) 12p F DIFFERENTIAL INPUT = 2.5V p-p Figure 30. Crystal Oscillator Connection 1k V VIN(–) BIAS VOLTAGE = 1.25V An external clock must b...
Page 13 AD7720 Offset and Gain Calibration common-mode rejection of the part will remove common-mode The analog inputs of the AD7720 can be configured to measure noise on these inputs. The analog and digital ...
Page 14 AD7720 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead Thin Shrink Small Outline (RU-28) PIN 1 0.0433 (1.10) MAX 0.028 (0.70) SEATING 0.0079 (0.20) BSC 0.0075 (0.19) PLANE 0. (6 .5 0) ...
Page 15 www.BDTIC.com/ADI
Page 16 www.BDTIC.com/ADI IN IN .S .A –8 –1 0/

Manual Details

Brand Analog Devices
Pages 16
File Size 174.21 KB
Published July 16, 2026
0 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What decoupling capacitors should be used to ensure stable operation?

Use 100 nF ceramic capacitors in DVAL parallel with 10 μF tantalum capacitors, placed ideally right up against the device.

How can I prevent instability when using this high-order sigma-delta modulator?

The system’s AVDD supply should be used and must have a bandwidth that exceeds full scale by 20%.

What is the nominal resolution and dynamic range of the AD7720?

When tested with an Ideal FIR Filter, the device achieves 16 Bits of Resolution and offers a typical Dynamic Range of 90 dB.

What is the input voltage range difference between Bipolar and Unipolar modes?

In Bipolar Mode, the differential input span is ±V /2 V max; in Unipolar Mode, the input range is from 0 to V.