# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Fairchild NM24C16U, NM24C17U 16K-Byte Serial EEPROM with 2-Wire Bus Interface Data Sheet Owner's Manual User Guide

Summary

Explore the NM24C16U/NM24C17U line of 16K-bit Serial EEPROMs, offering low-power, non-volatile memory solutions for embedded systems. This datasheet details devices utilizing the standard I²C™ 2-Wire Bus Interface and provides comprehensive technical specifications, including electrical characteristics, operating voltage ranges (down to 2.7V), high endurance, and optional hardware Write Protect features. Ideal for electronics designers seeking reliable component integration into microprocessor boards requiring compact, code-retentive memory storage.

📄 Preview PAGE OF 13

Page 1 Text Content

查询NM24C17UEM8供应商 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface

August 1999

NM24C16U/NM24C17U 16K-Bit Serial EEPROM 2-Wire Bus Interface General Description Functions The NM24C16U/17U devices are 16K (16,384) bit serial interface I2C™ compatible interface CMOS EEPROMs (Electrically Erasable Programmable Read-

4,096 bits organized as 512 x 8

Only Memory). These devices fully conform to the Standard I2C™

Extended 2.7V – 5.5V operating voltage

2-wire protocol which uses Clock (SCL) and Data I/O (SDA) pins

to synchronously clock data between the "master" (for example a 100 KHz or 400 KHz operation

microprocessor) and the "slave" (the EEPROM device). In addi- Self timed programming cycle (6ms typical) tion, the serial interface allows a minimal pin count packaging

"Programming complete" indicated by ACK polling

designed to simplify PC board layout requirements and offers the

NM24C17U: Memory "Upper Block" Write Protect pin

designer a variety of low voltage and low power options.

NM24C17U incorporates a hardware "Write Protect" feature, by Features

which, the upper half of the memory can be disabled against

The I2C™ interface allows the smallest I/O pincount of any

programming by connecting the WP pin to VCC. This section of

EEPROM interface

memory then effectively becomes a ROM (Read-Only Memory)

16 byte page write mode to minimize total write time per byte

and can no longer be programmed as long as WP pin is connected to VCC. Typical 200µA active current (ICCA)

Typical 1µA standby current (ISB) for "L" devices and 0.1µA

Fairchild EEPROMs are designed and tested for applications requir-

standby current for "LZ" devices

ing high endurance, high reliability and low power consumption for a continuously reliable non-volatile solution for all markets. Endurance: Up to 1,000,000 data changes

Data retention greater than 40 years

Block Diagram

VCC VSS WP

H.V. GENERATION TIMING &CONTROL

SDA START STOP LOGIC

CONTROL LOGIC

SLAVE ADDRESS REGISTER & E2PROM SCL COMPARATOR XDEC ARRAY

WORD ADDRESS COUNTER

R/W YDEC

DIN DATA REGISTER

DS800010-1

I2C™ is a registered trademark of Philips Electronics N.V.

© 1999 Fairchild Semiconductor Corporation www.fairchildsemi.com NM24C16U/17U Rev. B.1

Page Summary Contents For Fairchild NM24C16U, NM24C17U 16K-Byte Serial EEPROM with 2-Wire Bus Interface Data Sheet Owner's Manual User Guide

Page 1 查询NM24C17UEM8供应商 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface August 1999 NM24C16U/NM24C17U 16K-Bit Serial EEPROM 2-Wire Bus Interface General Description Functions The NM24C16U/17U...
Page 2 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Connection Diagrams Dual-In-Line Package (N), 8-Pin TSSOP Package (MT8) 8-Pin SO Package (M8) Rotated Die (24C16UT) NC VCC NC SCL NC NC ...
Page 3 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Ordering Information NM XX LZ XX Letter Description Package 8-pin DIP M8 8-pin SOIC MT8 8-pin TSSOP Temp. Range None 0 to 70°C -40 to +1...
Page 4 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Product Specifications Absolute Maximum Ratings Operating Conditions Ambient Storage Temperature –65°C to +150°C Ambient Operating Tempe...
Page 5 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface AC Conditions of Test Input Pulse Levels VCC x 0.1 to VCC x 0.9 Input Rise and Fall Times 10 ns Input & Output Timing Levels VCC x 0...
Page 6 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Bus Timing t HIGH t LOW t LOW t SU:STO t SU:STA t HD:DAT t SU:DAT t HD:STA SDA IN t BUF t AA t DH SDA OUT DS800010-8 System Layout Typic...
Page 7 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Device Operation Pin Descriptions Background Information (IIC Bus) Serial Clock (SCL) As mentioned, the IIC bus allows synchronous bidir...
Page 8 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Write Cycle Timing (Figure 1) SDA 8th BIT ACK WORD n t WR STOP START CONDITION CONDITION DS800010-10 Note: The write cycle time (t WR) i...
Page 9 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Write Cycle Timing (Continued) Refer to the following table for Slave Addresses string details: The NM24C16U/17U device will always resp...
Page 10 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Acknowledge Polling Write Operations Once the stop condition is issued to indicate the end of the host’s BYTE WRITE write operation the ...
Page 11 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Read Operations start condition and the slave address with the R/W bit set to one. This will be followed by an acknowledge from the NM24...
Page 12 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Physical Dimensions inches (millimeters) unless otherwise noted Lead #1 IDENT x 45° 8° Max, Typ. All leads Seating Plane (0.190 - 0.249)...
Page 13 24C 16U /N 24C 17U – 16K -B it S erial E 2-W ire B s In terface Physical Dimensions inches (millimeters) unless otherwise noted 0.092 RAD DIA (2.337) 0.250 - 0.005 Pin #1 Pin #1 IDENT IDENT Option 1 O...

Manual Details

Brand Fairchild
Pages 13
File Size 97.19 KB
Published July 12, 2026
3 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

How can I make the memory read-only using this device?

The NM24C17U includes a 'Write Protect' pin; connecting it to V disables writing to the upper half of the memory, effectively creating a ROM.

What communication bus and pins are used for data exchange?

It uses the 2-Wire I²C™ protocol, which employs dedicated Serial Data I/O (SDA) and Serial Clock (SCL) pins for communication.

What is the write endurance limit of the EEPROM?

The device offers high reliability with an endurance rated for up to 1,000,000 data changes.