# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

ALTERA MAX 9000 Handbook/Instructions/User Guide

Summary

This high-density, EEPROM-based family of Programmable Logic Devices (EPLDs) offers robust logic solutions with up to 12,000 usable gates and fast performance (10 ns delays). Ideal for embedded system designers requiring advanced programmability, the MAX 9000 features built-in JTAG boundary-scan and MultiVolt I/O compatibility. The manual provides comprehensive technical details, integration guidelines, speed grades, and programming support necessary for developing complex, reliable digital circuits.

📄 Preview 📖 Table of Contents Contents PAGE OF 42

Page 1 Text Content

MAX 9000

Includes MAX 9000A Programmable Logic

Device Family

November 2001, ver. 6.3 Data Sheet

High-performance CMOS EEPROM-based programmable logic

Features...

devices (PLDs) built on third-generation Multiple Array Matri X (MAX®) architecture 5.0-V in-system programmability (ISP) through built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990 High-density erasable programmable logic device (EPLD) family ranging from 6,000 to 12,000 usable gates (see Table 1) 10-ns pin-to-pin logic delays with counter frequencies of up to MHz Fully compliant with the peripheral component interconnect Special Interest Group’s (PCI SIG) PCI Local Bus Specification, Revision 2.2 Dual-output macrocell for independent use of combinatorial and registered logic Fast Track® Interconnect for fast, predictable interconnect delays Input/output registers with clear and clock enable on all I/O pins Programmable output slew-rate control to reduce switching noise Multi Volt™ I/O interface operation, allowing devices to interface with 3.3-V and 5.0-V devices Configurable expander product-term distribution allowing up to 32 product terms per macrocell Programmable power-saving mode for more than 50% power reduction in each macrocell

Table 1. MAX 9000 Device Features

Feature EPM9320 EPM9400 EPM9480 EPM9560

EPM9320A EPM9560A

Usable gates 6,000 8,000 10,000 12,000 Flipflops Macrocells Logic array blocks (LABs) Maximum user I/O pins t PD1 (ns) t FSU (ns) 3.0 3.0 3.0 t FCO (ns) 4.5 4.8 4.8 f CNT (MHz)

Altera Corporation

A-DS-M9000-6.3

Page Summary Contents For ALTERA MAX 9000 Handbook/Instructions/User Guide

Page 1 MAX 9000 Includes MAX 9000A Programmable Logic Device Family November 2001, ver. 6.3 Data Sheet High-performance CMOS EEPROM-based programmable logic Features... devices (PLDs) built on third-generati...
Page 2 MAX 9000 Programmable Logic Device Family Data Sheet Programmable macrocell flipflops with individual clear, preset, ...and More clock, and clock enable controls Features Programmable security bit for...
Page 3 MAX 9000 Programmable Logic Device Family Data Sheet General The MAX 9000 family of in-system-programmable, high-density, high- performance EPLDs is based on Altera’s third-generation MAX Description ...
Page 4 MAX 9000 Programmable Logic Device Family Data Sheet All MAX 9000 device packages provide four dedicated inputs for global control signals with large fan-outs. Each I/O pin has an associated I/O cell ...
Page 5 MAX 9000 Programmable Logic Device Family Data Sheet The MAX 9000 family is supported by Altera’s MAX+PLUS II development system, a single, integrated software package that offers schematic, text—incl...
Page 6 MAX 9000 Programmable Logic Device Family Data Sheet Figure 1. MAX 9000 Device Block Diagram I/O Cell IOC IOC IOCIOC (IOC) IOC IOC IOC IOC Fast Track Interconnect Logic Array Block (LAB) IOC IOC IOC I...
Page 7 MAX 9000 Programmable Logic Device Family Data Sheet LABs drive the row and column interconnect directly. Each macrocell can drive out of the LAB onto one or both routing resources. Once on the row or...
Page 8 MAX 9000 Programmable Logic Device Family Data Sheet Macrocells The MAX 9000 macrocell consists of three functional blocks: the product terms, the product-term select matrix, and the programmable regi...
Page 9 MAX 9000 Programmable Logic Device Family Data Sheet For registered functions, each macrocell register can be individually programmed for D, T, JK, or SR operation with programmable clock control. The...
Page 10 MAX 9000 Programmable Logic Device Family Data Sheet Expander Product Terms Although most logic functions can be implemented with the five product terms available in each macrocell, some logic functio...
Page 11 MAX 9000 Programmable Logic Device Family Data Sheet Parallel Expanders Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic fu...
Page 12 MAX 9000 Programmable Logic Device Family Data Sheet The MAX+PLUS II Compiler automatically allocates as many as three sets of up to five parallel expanders to macrocells that require additional produ...
Page 13 MAX 9000 Programmable Logic Device Family Data Sheet Figure 6. MAX 9000 Device Interconnect Resources Each LAB is named on the basis of its physical row (A, B, C, etc.) and column (1, 2, 3, etc.) posi...
Page 14 MAX 9000 Programmable Logic Device Family Data Sheet Each row of LABs has a dedicated row interconnect that routes signals both into and out of the LABs in the row. The row interconnect can then drive...
Page 15 MAX 9000 Programmable Logic Device Family Data Sheet A row interconnect channel can be fed by the output of the macrocell through a 4-to-1 multiplexer that the macrocell shares with three column chann...
Page 16 MAX 9000 Programmable Logic Device Family Data Sheet Figure 9. MAX 9000 Column-to-IOC Connections IOC10IOC1 Each IOC is driven by a 17-to-1 multiplexer. Each IOC can drive up to two column channels. C...
Page 17 MAX 9000 Programmable Logic Device Family Data Sheet Figure 10. MAX 9000 IOC Peripheral Control Bus [12..0] OE [7..0] To Row or Column Fast Track Interconnect From Row or Column Fast Track Interconnec...
Page 18 MAX 9000 Programmable Logic Device Family Data Sheet The output buffer in each IOC has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate...
Page 19 MAX 9000 Programmable Logic Device Family Data Sheet The VCCIO pins can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to...
Page 20 MAX 9000 Programmable Logic Device Family Data Sheet The MAX+PLUS II software can use text- or waveform-format test vectors created with the MAX+PLUS II Text Editor or Waveform Editor to test a progra...
Page 21 MAX 9000 Programmable Logic Device Family Data Sheet The instruction register length for MAX 9000 devices is 10 bits. EPM9320A and EPM9560A devices support a 16-bit UESCODE register. Tables and 9 show...
Page 22 MAX 9000 Programmable Logic Device Family Data Sheet Figure 11. MAX 9000 JTAG Waveforms t JCP t JPSU t JCL t JCH t JPH t JPZX t JPCO t JPXZ t JSSU t JSH Signal to Be Captured t JSZX t JSCO t JSXZ Sign...
Page 23 MAX 9000 Programmable Logic Device Family Data Sheet Programmable MAX 9000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. Be...
Page 24 MAX 9000 Programmable Logic Device Family Data Sheet Tables 11 through 17 provide information on absolute maximum ratings, Operating recommended operating conditions, operating conditions, and Conditi...
Page 25 MAX 9000 Programmable Logic Device Family Data Sheet Table 13. MAX 9000 Device DC Operating Conditions Notes (5), (6) Symbol Parameter Conditions Min Max Unit VIH High-level input voltage (7) 2.0 VCCI...
Page 26 MAX 9000 Programmable Logic Device Family Data Sheet Table 17. MAX 9000A Device Typical ICC Supply Current Values Symbol Parameter Conditions EPM9320A EPM9560A Unit ICC1 ICC supply current (low-power ...
Page 27 MAX 9000 Programmable Logic Device Family Data Sheet Timing Model The continuous, high-performance Fast Track Interconnect ensures predictable performance and accurate simulation and timing analysis. ...
Page 28 MAX 9000 Programmable Logic Device Family Data Sheet Figure 14. MAX 9000 Timing Model ac ro ce ll IO ac ro ce ll/ Lo gi rr ay ar al le l E xp an de eg is te I/O eg is te ut pu el ay el ay el ay ut pu ...
Page 29 MAX 9000 Programmable Logic Device Family Data Sheet Tables 18 through 21 show timing for MAX 9000 devices. Table 18. MAX 9000 External Timing Characteristics Note (1) Symbol Parameter Conditions Spee...
Page 30 MAX 9000 Programmable Logic Device Family Data Sheet Table 19. MAX 9000 Internal Timing Characteristics Note (1) Symbol Parameter Conditions Speed Grade Unit Min Max Min Max Min Max t LAD Logic array ...
Page 31 MAX 9000 Programmable Logic Device Family Data Sheet Table 20. IOC Delays Symbol Parameter Conditions Speed Grade Unit Min Max Min Max Min Max ODR I/O row output data delay 0.2 0.2 1.5 ns ODC I/O colu...
Page 32 MAX 9000 Programmable Logic Device Family Data Sheet Table 21. Interconnect Delays Symbol Parameter Conditions Speed Grade Unit Min Max Min Max Min Max t LOCAL LAB local array delay 0.5 0.5 0.5 ns t R...
Page 33 MAX 9000 Programmable Logic Device Family Data Sheet The parameters in this equation are shown below: MCTON = Number of macrocells with the Turbo Bit option turned on, as reported in the MAX+PLUS II R...
Page 34 MAX 9000 Programmable Logic Device Family Data Sheet Figure 15. ICC vs. Frequency for MAX 9000 Devices (Part 1 of 2) EPM9320 EPM9320A Typical Typical ICC Active ICC Active 118 MHz 144 MHz Turbo 42 MHz...
Page 35 MAX 9000 Programmable Logic Device Family Data Sheet Figure 15. ICC vs. Frequency for MAX 9000 Devices (Part 2 of 2) EPM9560 EPM9560A 118 MHz Typical Typical 144 MHz Turbo ICC Active ICC Active (m A) ...
Page 36 MAX 9000 Programmable Logic Device Family Data Sheet Table 23. EPM9320 & EPM9320A Dedicated Pin-Outs (Part 2 of 2) Note (1) Pin Name 84-Pin PLCC (2) 208-Pin RQFP 280-Pin PGA (3) 356-Pin BGA GND 6,...
Page 37 MAX 9000 Programmable Logic Device Family Data Sheet Notes: (1) All pins not listed are user I/O pins. (2) Perform a complete thermal analysis before committing a design to this device package. See Ap...
Page 38 MAX 9000 Programmable Logic Device Family Data Sheet Table 25. EPM9480 Dedicated Pin-Outs Note (1) Pin Name 208-Pin RQFP 240-Pin RQFP DIN1 (GCLK1) DIN2 (GCLK2) DIN3 (GCLR) DIN4 (GOE) TCK TMS TDI TDO G...
Page 39 MAX 9000 Programmable Logic Device Family Data Sheet Table 26. EPM9560 & EPM9560A Dedicated Pin-Outs (Part 1 of 2) Note (1) Pin Name 208-Pin RQFP 240-Pin RQFP 280-Pin PGA (2) 304-Pin RQFP (2) 356-...
Page 40 MAX 9000 Programmable Logic Device Family Data Sheet Table 26. EPM9560 & EPM9560A Dedicated Pin-Outs (Part 2 of 2) Note (1) Pin Name 208-Pin RQFP 240-Pin RQFP 280-Pin PGA (2) 304-Pin RQFP (2) 356-...

Manual Details

Brand Altera
Pages 42
File Size 489.17 KB
Published May 13, 2026
195 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What development system supports this PLD family?

Software design support and place-and-route are provided by Altera’s MAX+PLUS II development system.

How can the device be programmed in an installed system?

It features 5.0-V in-system programmability (ISP) through a built-in JTAG interface.

Does the hardware support multiple voltage levels?

Yes, the MultiVolt I/O interface allows devices to safely interact with both 3.3-V and 5.0-V components.

What performance warnings are given for installation?

Users must perform a complete thermal analysis before committing any design to this device package.