# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

AD7765 Analog Devices Data Handbook & Manual

Summary

This high-performance 24-bit Σ-Δ Analog-to-Digital Converter (ADC) is engineered for critical data acquisition in demanding environments. Featuring integrated FIR filtering, differential buffering, and low power modes, it minimizes the need for extensive external signal conditioning. The accompanying documentation guides users through advanced system integration, covering topics like synchronization protocols, customizable decimation rates, and precise overrange management. It is an ideal resource for electrical engineers designing high-accuracy instrumentation, vibration analysis equipment, and complex industrial monitoring systems.

📄 Preview 📖 Table of Contents Contents PAGE OF 32

Page 1 Text Content

24-Bit, 156 k SPS, 112 d B Σ-Δ ADC with On-Chip Buffers and Serial Interface

AD7765 FEATURES FUNCTIONAL BLOCK DIAGRAM

VOUTA– VOUTA+ VIN+ VIN– MCLK GND

High performance 24-bit ∑-∆ ADC 115 d B dynamic range at 78 k Hz output data rate AVDD1

VINA+

DIFF AVDD2

112 d B dynamic range at 156 k Hz output data rate MULTIBIT

VINA– Σ-Δ AVDD3

156 k Hz maximum fully filtered output word rate MODULATOR

AVDD4 Pin-selectable oversampling rate (128× and 256×) DVDD

VREF+

Low power mode RECONSTRUCTION OVERRANGE Flexible SPI

REFGND DECIMATION DEC_RATE

Fully differential modulator input

SYNC INTERFACE LOGIC AND

On-chip differential amplifier for signal buffering OFFSET AND GAIN FIR FILTER ENGINE

CORRECTION REGISTERS RBIAS

RESET/PWRDWN

On-chip reference buffer AD7765 Full band low-pass finite impulse response (FIR) filter

FSO SCO SDI SDO FSI

Overrange alert pin

Figure 1.

Digital gain correction registers

The differential input is sampled at up to 40 MSPS by an analog

Power-down mode

modulator. The modulator output is processed by a series of

Synchronization of multiple devices via SYNC pin

Daisy chaining low-pass filters. The external clock frequency applied to the AD7765 determines the sample rate, filter corner frequencies,

APPLICATIONS

and output word rate.

Data acquisition systems

The AD7765 device boasts a full band on-board FIR filter. The

Vibration analysis

full stop-band attenuation of the filter is achieved at the Nyquist

Instrumentation

frequency. This feature offers increased protection from signals GENERAL DESCRIPTION www.BDTIC.c that lie above the Nyquist frequency being aliased back into the m/ADI input signal bandwidth.

The AD7765 is a high performance, 24-bit Σ-Δ analog-to-digital

converter (ADC). It combines wide input bandwidth, high The reference voltage supplied to the AD7765 determines the speed, and performance of 112 d B dynamic range at a 156 k Hz input range. With a 4 V reference, the analog input range is output data rate. With excellent dc specifications, the converter ±3.2768 V differential biased around a common mode of is ideal for high speed data acquisition of ac signals where dc 2.048 V. This common-mode biasing can be achieved using data is also required. the on-chip differential amplifier, further reducing the external signal conditioning requirements.

Using the AD7765 eases the front-end antialias filtering

requirements, simplifying the design process significantly. The The AD7765 is available in a 28-lead TSSOP package and is AD7765 offers pin-selectable decimation rates of 128× and specified over the industrial temperature range from −40°C 256×. Other features include an integrated buffer to drive the to +85°C.

reference as well as a fully differential amplifier to buffer and

Table 1. Related Devices

level shift the input to the modulator.

Part No. Description 9-

An overrange alert pin indicates when an input signal has

AD7760 2.5 MSPS, 100 d B, parallel output on-chip buffers

exceeded the acceptable range. The addition of internal gain

AD7762 625 k SPS, 109 d B, parallel output on-chip buffers

and internal overrange registers make the AD7765 a compact,

AD7763 625 k SPS, 109 d B, serial output, on-chip buffers

highly integrated data acquisition device requiring minimal

AD7764 312 k SPS, 109 d B, serial output, on-chip buffers

peripheral components.

AD7766 125 k SPS, 108 d B, serial output, 20 m W max power

The AD7765 also offers a low power mode, significantly AD7767 125 k SPS, 108 d B, serial output, 20 m W max power reducing power dissipation without reducing the output data rate or available input bandwidth.

Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.

Page Summary Contents For AD7765 Analog Devices Data Handbook & Manual

Page 1 24-Bit, 156 k SPS, 112 d B Σ-Δ ADC with On-Chip Buffers and Serial Interface AD7765 FEATURES FUNCTIONAL BLOCK DIAGRAM VOUTA– VOUTA+ VIN+ VIN– MCLK GND High performance 24-bit ∑-∆ ADC 115 d B dynamic r...
Page 2 AD7765 TABLE OF CONTENTS Synchronization.......................................................................... Features Overrange Alerts Applications..................................................
Page 3 AD7765 SPECIFICATIONS AVDD1 = DVDD = VDRIVE = 2.5 V, AVDD2 = AVDD3 = AVDD4 = 5 V, VREF+ = 4.096 V, MCLK amplitude = 5 V, TA = +25°C, normal power mode, using the on-chip amplifier with components as s...
Page 4 AD7765 Parameter Test Conditions/Comments Specification Unit DC ACCURACY Resolution Guaranteed monotonic to 24 bits 24 Bits Normal power mode 0.0036 % typ Integral Nonlinearity Low power mode 0.0014 %...
Page 5 AD7765 Parameter Test Conditions/Comments Specification Unit Normal Power Mode AIDD1 (Modulator) 19 m A typ AIDD2 (General)5 MCLK = 40 MHz 13 m A typ AIDD3 (Differential Amplifier) AVDD3 = 5 V 10 m A ...
Page 6 AD7765 TIMING SPECIFICATIONS AVDD1 = DVDD = 2.5 V, AVDD2 = AVDD3 = AVDD4 = 5 V, VREF+ = 4.096 V, TA = 25°C, CLOAD = 25 p F. Table 3. Parameter Limit at TMIN, TMAX Unit Description f MCLK 500 k Hz min ...
Page 7 AD7765 TIMING DIAGRAMS 32 × t SCO SCO (O) FSO (O) SDO (O) D22D23 D21 D20 D19 D1 D0 ST4 ST3 ST2 ST1 ST0 Figure 2. Serial Read Timing Diagram SCO (O) FSI (I) t11 SDI (I) RA15 RA14 RA13 RA12 RA11 RA10 RA...
Page 8 AD7765 ABSOLUTE MAXIMUM RATINGS Stresses above those listed under Absolute Maximum Ratings TA = 25°C, unless otherwise noted. may cause permanent damage to the device. This is a stress Table 4 rating ...
Page 9 AD7765 PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS VINA– AVDD3 VOUTA+ VREF+ VINA+ REFGND VOUTA– AVDD4 VIN– AVDD1 VIN+ AD7765 AGND1 TOP VIEW AVDD2 RBIAS (Not to Scale) AGND3 AVDD2 OVERRANGE AGND2 SCO...
Page 10 AD7765 Pin No. Mnemonic Description 14 FSI Frame Sync Input. The status of this pin is checked on the falling edge of SCO. If this pin is low, then the first data bit is latched in on the next SCO fal...
Page 11 AD7765 PL IT (d PL IT (d PL IT (d TYPICAL PERFORMANCE CHARACTERISTICS AVDD1 = DVDD = VDRIVE = 2.5 V, AVDD2 = AVDD3 = AVDD4 = 5 V, VREF+ = 4.096 V, MCLK amplitude = 5 V, TA = 25°C. Linearity plots are ...
Page 12 EN (m EN (m PL IT (d AD7765 FREQUENCY (Hz) FREQUENCY (Hz) Figure 12. Normal Power Mode; FFT,1 k Hz, −6 d B Input Tone, Figure 15 Low Power Mode; FFT,1 k Hz, −6 d B Input Tone, 256× Decimation Rate 256...
Page 13 AD7765 (L SB PL IT (d 16-BIT CODE SCALING 16-BIT CODE SCALING Figure 18. Normal Power Mode INL Figure 21. Low Power Mode INL LOW SNR –60 NORMAL SNR –80 SN (d –160 www.BDTIC.com/ADI –180 FREQUENCY (Hz)...
Page 14 AD7765 TERMINOLOGY Signal-to-Noise Ratio (SNR) Zero Error Drift The ratio of the rms value of the actual input signal to the rms The change in the actual zero error value due to a temperature sum of a...
Page 15 AD7765 THEORY OF OPERATION The AD7765 employs three FIR filters in series. By using The AD7765 features an on-chip fully differential amplifier to different combinations of decimation ratios, data can...
Page 16 AD7765 AD7765 INPUT STRUCTURE =×=FULLSCALEInput Modulator The AD7765 requires a 4.096 V input to the reference pin V5536.68.0V192.8_ VREF+, supplied by a high precision reference, such as the This mea...
Page 17 AD7765 The common-mode input at each of the differential amplifier ON-CHIP DIFFERENTIAL AMPLIFIER inputs (Pin VINA and Pin VINA−) can range from−0.5 V dc to The AD7765 contains an on-board differentia...
Page 18 AD7765 MODULATOR INPUT STRUCTURE Sampling Switches SS1 and SS3 are driven by ICLK, whereas Sampling Switches SS2 and SS4 are driven by ICLKThe AD7765 employs a double-sampling front end, as shown in ....
Page 19 AD7765 AD7765 INTERFACE READING DATA READING STATUS AND OTHER REGISTERS The AD7765 uses an SPI-compatible serial interface. The The AD7765 features a gain correction register, an overrange timing diag...
Page 20 AD7765 AD7765 FUNCTIONALITY changes at the output data rate. If the modulator has sampled a SYNCHRONIZATION voltage input that exceeded the overrange limit during the SYNCThe input to the AD7765 provi...
Page 21 AD7765 DECIMATION RATE PIN Table 11. DEC_RATE Pin Settings Decimate DEC_RATE Pin Max Output Data Rate The decimation rate of the AD7765 is selected using the 128× DVDD 156.25 k Hz DEC_RATE pin. Table ...
Page 22 AD7765 DAISY CHAINING Daisy chaining devices allows numerous devices to use the from the devices AD7765 (B), AD7765 (C), and AD7765 (D), same digital interface lines. This feature is especially useful...
Page 23 AD7765 WRITING DATA IN DAISY-CHAIN MODE and the rising edge of FSI must be between 32 × (n−1) to 32 × n SCO periods. For example, if three AD7765 devices are being Writing to AD7765 devices in daisy-c...
Page 24 AD7765 CLOCKING THE AD7765 The AD7765 requires an external low jitter clock source. This =rmsjt ps470 signal is applied to the MCLK pin. An internal clock signal 45.53)( ×××π× 10102.192 (ICLK) is deri...
Page 25 AD7765 DECOUPLING AND LAYOUT INFORMATION ADR444 SUPPLY DECOUPLING 200Ω VREF+ 7.5V +VIN VOUT2 PIN 27 The decoupling of the supplies applied to the AD7765 is important in achieving maximum performance. ...
Page 26 AD7765 USING THE AD7765 Data can then be read from the device using the default gain and overrange threshold values. The conversion data read is not The following is the recommended sequence for power...
Page 27 AD7765 AD7765 REGISTERS The AD7765 has a number of user-programmable registers. The control register is used to set the functionality of the on-chip buffer and differential amplifier and provides an o...
Page 28 AD7765 OVERRANGE REGISTER—ADDRESS 0x0005 GAIN REGISTER—ADDRESS 0x0004 Non-Bit-Mapped, Default Value 0x CCCC Non-Bit-Mapped, Default Value 0x A000 The overrange register value is compared with the outp...
Page 29 AD7765 OUTLINE DIMENSIONS 4.50 4.40 4.30 6.40 BSC PIN 1 0.65 BSC 1.20 MAX 0°SEATING 0.60 COPLANARITY 0.19 0.09 PLANE 0.45 COMPLIANT TO JEDEC STANDARDS MO-153-AE Figure 43. 28-Lead Thin Shrink Small Ou...
Page 30 AD7765 NOTES www.BDTIC.com/ADI Rev. 0 | Page 30 of 32
Page 31 AD7765 NOTES www.BDTIC.com/ADI Rev. 0 | Page 31 of 32
Page 32 AD7765 NOTES www.BDTIC.com/ADI ©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06519-0-6/07(0) Rev. 0 | Page 32 of 32

Manual Details

Brand Analog Devices
Pages 32
File Size 1018.51 KB
Published June 15, 2026
2 views

Enter the captcha to get the download link:

captcha

Frequently Asked Questions

What is the device's high-frequency protection against aliasing?

The AD7765 includes a full band on-board FIR filter which offers protection from signals lying above the Nyquist frequency.

How do I know if my input signal exceeds the acceptable range?

The overrange alert pin activates when the analog input voltage exceeds 100% of VREF for more than four consecutive samples.

What is the typical operating temperature range?

The AD7765 operates within the industrial temperature range from −40°C to +85°C.

Does this device support varying data acquisition rates?

Yes, it offers pin-selectable decimation rates of 128× and 256×.