ATMEL AT28HC256 Data Handbook
Summary
This high-performance EEPROM offers reliable nonvolatile storage for embedded systems requiring robust data retention. Featuring ultra-fast access times (70 ns) and advanced low-power operation, it supports hardware and software data protection against inadvertent writes. This manual provides comprehensive technical specifications, detailed operational procedures, and pin configurations necessary for system designers implementing durable, high-speed memory solutions in commercial or industrial applications.
Page 1 Text Content
查询AT28HC256供应商
Features I/O I/O
Fast Read Access Time - 70 ns Automatic Page Write Operation
Internal Address and Data Latches for 64 Bytes I/O I/O
Internal Control Timer I/O Fast Write Cycle Times Page Write Cycle Time: 3 ms or 10 ms Maximum 1 to 64-Byte Page Write Operation Low Power Dissipation 80 m A Active Current 3 m A Standby Current 256 (32K x 8) Hardware and Software Data Protection DATA Polling for End of Write Detection
High Speed
High Reliability CMOS Technology Endurance: 104 or 105 Cycles
Data Retention: 10 Years Parallel
Single 5V ± 10% Supply CMOS and TTL Compatible Inputs and Outputs EEPROMs JEDEC Approved Byte-Wide Pinout Full Military, Commercial, and Industrial Temperature Ranges
AT28HC256
Description The AT28HC256 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256K of memory is organized as 32,768 words by 8 bits. Man- ufactured with Atmel’s advanced nonvolatile CMOS technology, the AT28HC256
(continued)
Pin Configurations TSOP
Top View
Pin Name Function A0 - A14 Addresses OE A10
A11 CE
CE Chip Enable A9 I/O7
OE Output Enable A13 I/O5
WE I/O4
WE Write Enable VCC I/O3
A14 GND
I/O0 - I/O7 Data Inputs/Outputs A12 I/O2
NC No Connect A6 I/O0
DC Don’t Connect
LCC, PLCC CERDIP, PDIP, FLATPACK PGA Top View Top View Top View
A14 VCC A12 WE A6 A8 A7 A13 A5 A9 A6 A8 A4 A11 A5 A9 A3 NC A4 A11 A2 OE A3 OE A1 A10 A2 A10 A0 CE A1 CE NC I/O7 A0 I/O7 I/O0 I/O6 I/O0 I/O6 I/O1 I/O5 I/O2 I/O4 GND I/O3
Rev. 0007G–10/98
Note: PLCC package pins 1 and 17 are DON’T CONNECT.
Page Summary Contents For ATMEL AT28HC256 Data Handbook
Manual Details
| Brand | Atmel |
|---|---|
| Pages | 16 |
| File Size | 449.26 KB |
| Published | May 15, 2026 |
Enter the captcha to get the download link:
Frequently Asked Questions
What is the fastest read access time available?
The device offers fast access times of 70 ns.
How can I protect against accidental memory writes?
It includes hardware features like voltage sense and write inhibit signals to prevent unintentional data corruption.
Does it automatically manage data during a write cycle?
Yes, the internal control timer automatically writes the latched 1 to 64 bytes of data after detecting the end of the write cycle.
What operating temperature range is supported?
The device supports full Military, Commercial, and Industrial Temperature Ranges.