ANALOG DEVICES AD9861 Data Sheet
Summary
The AD9861 is a high-performance, low-power bidirectional transceiver designed for demanding communications applications in the broadband market. This integrated converter features dual 10-bit ADCs (up to 80 MSPS) and TxDACs (up to 200 MSPS), supporting both full-duplex and half-duplex data transfer modes. The manual provides comprehensive details on the device's architecture, including specifications for the Rx Path, Tx Path, programmable configuration using SPI/mode pins, and power management. It is the ideal solution for engineering compact, cost-effective systems such as modems and broadband LAN access points.
Page 1 Text Content
Mixed-Signal Front-End (Mx FE™) Baseband Transceiver for Broadband Applications
AD9861 FEATURES FUNCTIONAL BLOCK DIAGRAM Receive path includes dual 10-bit analog-to-digital
VIN+A
converters with internal or external reference, 50 MSPS ADC DATA
VIN–A Rx DATA
and 80 MSPS versions AND
VIN+B
LATCH
Transmit path includes dual 10-bit, 200 MSPS digital-to-
VIN–B
analog converters with 1×, 2×, or 4× interpolation and INTERFACE
CONTROL
programmable gain control INTERFACE CONFIGURATION FLEXIBLE
LOW-PASS
Internal clock distribution block includes a programmable INTERPOLATION BLOCK I/O BUS
FILTER [0:19]
phase-locked loop and timing generation circuitry,
IOUT+A
DAC DATA
allowing single-reference clock operation
IOUT–A LATCH
20-pin flexible I/O data interface allows various interleaved IOUT+B
DEMUX Tx DATA
or noninterleaved data transfers in half-duplex mode and IOUT–B interleaved data transfers in full-duplex mode
Configurable through register programmability or
optionally limited programmability through mode pins
Independent Rx and Tx power-down control pins AUX DAC
CLKINADC CLOCK
64-lead LFCSP package (9 mm × 9 mm footprint)
AUX 3 configurable auxiliary converter pins DAC
DAC CLOCK PLL
APPLICATIONS
AUX ADC
Broadband access
AD9861
Broadband LAN
AUX DAC
Communications (modems)
www.BDTIC.com/ADI
Figure 1.
GENERAL DESCRIPTION
of custom digital back ends or open market DSPs.
The AD9861 is a member of the Mx FE family—a group of integrated converters for the communications market. The
In half-duplex systems, the interface supports 20-bit parallel
AD9861 integrates dual 10-bit analog-to-digital converters
transfers or 10-bit interleaved transfers. In full-duplex systems,
(ADC) and dual 10-bit digital-to-analog converters (Tx DAC®).
the interface supports an interleaved 10-bit ADC bus and an
Two speed grades are available, -50 and -80. The -50 is opti-
interleaved 10-bit Tx DAC bus. The flexible I/O bus reduces pin
mized for ADC sampling of 50 MSPS and less, while the -80 is
count and, therefore, reduces the required package size on the
optimized for ADC sample rates between 50 MSPS and 80 MSPS.
AD9861 and the device to which it connects.
The dual Tx DACs operate at speeds up to 200 MHz and
include a bypassable 2× or 4× interpolation filter. Three The AD9861 can use either mode pins or a serial program- auxiliary converters are also available to provide required mable interface (SPI) to configure the interface bus, operate the system level control voltages or to monitor system signals. The ADC in a low power mode, configure the Tx DAC interpolation AD9861 is optimized for high performance, low power, small rate, and control ADC and Tx DAC power-down. The SPI form factor, and to provide a cost-effective solution for the provides more programmable options for both the Tx DAC path broadband communication market. (for example, coarse and fine gain control and offset control for channel matching) and the ADC path (for example, the internal
The AD9861 uses a single input clock pin (CLKIN) to generate
duty cycle stabilizer, and twos complement data format).
all system clocks. The ADC and Tx DAC clocks are generated
within a timing generation block that provides user programma- The AD9861 is packaged in a 64-lead LFCSP (low profile, fine ble options such as divide circuits, PLL multipliers, and switches. pitched, chip scale package). The 64-lead LFCSP footprint is only 9 mm × 9 mm, and is less than 0.9 mm high, fitting into
A flexible, bidirectional 20-bit I/O bus accommodates a variety
tightly spaced applications such as PCMCIA cards
Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and Tel: 781.329.4700 www.analog.com registered trademarks are the property of their respective owners. Fax: 781.326.8703 © 2003 Analog Devices, Inc. All rights reserved.
Page Summary Contents For ANALOG DEVICES AD9861 Data Sheet
Manual Details
| Brand | Analog Devices |
|---|---|
| Pages | 52 |
| File Size | 1.00 MB |
| Published | May 14, 2026 |
Enter the captcha to get the download link:
Frequently Asked Questions
What ADC sample rates are available?
The AD9861 is optimized for ADC sampling of 50 MSPS and less (for the -50 grade), or between 50 MSPS and 80 MSPS (for the -80 grade).
Does the device support full-duplex communication?
Yes, in full-duplex systems, the interface supports an interleaved 10-bit ADC bus and an optimized TxDAC bus.
How can I program or configure the AD9861?
It can be configured using a serial program-programmable interface (SPI) or via mode pins if no SPI is available.
What are the two speed grades advertised?
Two speeds grades, -50 and -80, are available, both packaged in a 64-lead LFCSP (CP-64).